Refine Search

Search Results -

Terms	Documents	
L6 same test	10	

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L 7	

Refine Search

Recall Text Clear

Interrupt

Search History

DATE: Monday, February 27, 2006 Printable Copy Create Case

<u>Set Nam</u>	<u>e Query</u>	Hit Count	<u>Set Name</u>
side by sid	e		result set
DB=U	${\it SPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=OPAB, DWPI, TDBD; PLUR=YES; OPBD, DWPI, TDBD; OPBD, DWPI, TDBD, DWPI, TDBD; OPBD, DWPI, TDBD; OPBD, DWPI, TDBD; OPBD, DWPI, TDBD, DW$	}	
<u>L7</u>	L6 same test	10	<u>L7</u>
<u>L6</u>	L2 same (flip-flop or latch)	174	<u>L6</u>
<u>L5</u>	L2 same flip-flop	82	<u>L5</u>
DB=USPT,PGPB; PLUR=YES; OP=OR			
<u>L4</u>	('5530706' '5663966' '5673273' '5701308' '5748645')![pn]	5	<u>L4</u>
DB=U	SPT,USOC,EPAB,JPAB,DWPI,TDBD;	}	
<u>L3</u>	L2 same scan	9	<u>L3</u>
<u>L2</u>	reset adj1 control adj1 circuit	1009	<u>L2</u>
<u>L1</u>	test adj1 circuit	24843	<u>L1</u>

END OF SEARCH HISTORY

Record Display Form Page 1 of 1

First Hit Fwd Refs Previous Doc Next Doc Go to Doc#

Generate Collection Print

L3: Entry 1 of 9 File: USPT Jun 20, 2000

DOCUMENT-IDENTIFIER: US 6079039 A

TITLE: Test circuit and test method for testing semiconductor chip

<u>Detailed Description Text</u> (12):

The internal <u>scan</u> flip-flop SFF3 is given the internal <u>scan</u> mode signal SMC and performs the internal <u>scan</u> operation in accordance with the second internal test clock signal SCK2. A <u>reset control circuit</u> 15 is connected to an input side of the internal <u>scan</u> flip-flop SFF3. A second clock rst and the internal <u>scan</u> mode signal SMC are given to the <u>reset control circuit</u> 22. In this event, the <u>reset control circuit</u> 15 supplies the second clock rst to the internal <u>scan</u> flip-flop SFF3 when the internal <u>scan</u> mode signal SMC is not supplied. Consequently, the internal <u>scan</u> flip-flop SFF3 stores a data input signal d at a timing of the second clock rst and supplies a data output signal q.

Previous Doc Next Doc Go to Doc#